Distributed ESD protection for high-speed integrated circuits
نویسندگان
چکیده
منابع مشابه
Analysis and Design of Distributed ESD Protection Circuits for High-Speed Mixed-Signal and RF ICs
Electrostatic discharge (ESD) protection devices can have an adverse effect on the performance of high-speed mixedsignal and RF circuits. This paper presents quantitative methodologies to analyze the performance degradation of these circuits due to ESD protection. A detailed s-parameter-based analysis of these high-frequency systems illustrates the utility of the distributed ESD protection sche...
متن کاملPractical Evaluation of ESD Protection Devices for High-speed Interface
In this paper, three types of ESD protection devices with low capacitance used for high-speed interfaces are evaluated by transmission line pulse measurement. Different suppression characteristics were observed for rise time and pulse width. The results suggest there could be some differences in practical system-level ESD tests among ESD protection devices. An ESD gun test confirms this, and po...
متن کاملHigh Speed Integrated Circuits for High Speed Coherent Optical Communications
High Speed Integrated Circuits for High Speed Coherent Optical Communications by Hyun-chul Park With the development of (sub) THz transistor technologies, high speed integrated circuits up to sub-THz frequencies are now feasible. These high speed and wide bandwidth ICs can improve the performance of optical components, coherent optical fiber communication, and imaging systems. In current optica...
متن کاملBiCMOS integrated circuits for high - speed serial
Considerable progress has been made in integrating multi-Gb/s functions into silicon chips for dataand telecommunication applications. This paper reviews the key requirements for implementing such functions in monolithic form and describes their implementation in the IBM SiGe BiCMOS technology. Aspects focused on are the integration of 10 –13-Gb/s serializer/deserializer chips with subpicosecon...
متن کاملActive ESD protection circuit design against charged-device-model ESD event in CMOS integrated circuits
CDM ESD event has become the main ESD reliability concern for integrated-circuits products using nanoscale CMOS technology. A novel CDM ESD protection design, using self-biased current trigger (SBCT) and source pumping, has been proposed and successfully verified in 0.13-lm CMOS technology to achieve 1-kV CDM ESD robustness. 2007 Elsevier Ltd. All rights reserved.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Electron Device Letters
سال: 2000
ISSN: 0741-3106,1558-0563
DOI: 10.1109/55.852960